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Abstract
In the context of maintenance testing and diagnosis of
faulty boards, a functional FSM (Finite State Machine)-
based model for mixed-signal board has been introduced.
The board is broken down into interconnected functional
blocks. Each block has an associated functional model
which describes its behavior and a test model which speci-
fies how the block can be efficiently tested. A test model for
a block is created by merging its functional model and a
chosen test strategy. The board checking consists in testing
each block individually using its test model and functional
models of other blocks. Test patterns for a component are
generated by covering the transitions of its test model and
propagation to primary inputs/outputs through functional
models of other blocks. The board test data set is built by
using the test patterns for all the blocks of the board. The
current improvement of the method deals with basic signals.
Keywords: maintenance testing, modeling, mixed-signal
boards, basic signals.
1. Introduction
Numerous test methods and techniques have been devel-
oped for circuit test [1, 2] associated to the different stages
of product life-cycle, mainly at design and production lev-
els. Surprisingly, not much interest has been thrown into
testing during the maintenance stage. However, mainte-
nance testing has its own specificity. Thus, our work is re-
lated to maintenance testing and focus more particularly on
mixed-signal boards.
The maintenance stage is one of the steps constituting the
life-cycle of a board. This stage is specific and complex be-
cause of its location after the development/production cycle
and because it spawns over long periods of time. First, since
boards are embedded into systems in the field, and because
of the level of confidentiality often required (military, com-
mercial aspects), the knowledge about the board is reduced
for maintenance people (no designer direct knowledge and
partial documentation). Second, maintenance stage targets
long-life boards.
In-circuit testing and boundary scan [3, 4] enable struc-
tural tests at component level and interconnection tests.
These techniques are not sufficient in the maintenance stage
where functional testing is needed in order to check the
board behavior during long time, and to determine and re-
place faulty components in case of defective functionality
(diagnosis). This is especially true in the military field
where safety and longevity for boards are highly required.
Maintenance stage differentiates from design or production
stages where functional test at board level is not used be-
cause test software development is costly. Actually, func-
tional tests are mainly achieved at system level in order to
check if the whole system meets the requirements.
At present time, maintenance test engineers have to face
various situations. Different testing situations exist, rang-
ing from testing of well known boards (original data, doc-
umentation and diagrams) to that of unknown boards (no
information). To our knowledge, there is no general tool
for handling such a wide panel of situations (see section 2).
Practitioners need large background and experience since
they have sometimes to work empirically, processing large
cases by hand with high development costs. Clearly, dedi-
cated tools are needed to guide or automate at least a part
of the work involved in the maintenance stage. The work
presented in this paper goes in that direction. Our goal is to
provide a help to board maintenance testing and diagnosis.
We propose a method supported by a semi-automatic
tool allowing the functional specification of the board, the
definition of test strategies and the automatic test data set
generation. Because automation relies on formalization,
a formalism has to be chosen to match practitioners
background in order to be really useful. Since they only
make use of the external behavior of the components,
functional-based models may address a wide spectrum of
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situations concerning board maintenance testing. They
may be adapted to the amount of information available
(component specification levels), to the nature of the
components (digital, mixed-signal, or analog) and to the
goal of the test (go-nogo, fine-grain diagnosis oriented
testing). Talking with our industrial partner, we chose the
FSM formalism which is well known to test engineers.
We first present some related work, then we introduce
the FSM-based functional model for mixed-signal boards
and the associated ATPG (Automatic Test Pattern Genera-
tion). Thereafter, we present our approach for basic signals
through a simple case study as well as the results obtained.
The implementation prototype is described next. A discus-
sion on future works ends the paper.
2. Related work
We describe in this section some work about functional
test generation. In [5], a functional ATPG based on first or-
der sensitivity calculations has been presented. The first or-
der sensitivity represents the relation between the elements
of the circuit and output parameters (performance). Com-
ponent deviations are deduced by measuring various output
parameters, and through sensitivity analysis and tolerance
computation. This method considers only analog circuits.
An automatic test vector generation approach for functional
testing of mixed-signal circuits has been presented in [6].
Analog blocks of the circuit are tested using first order
calculations mentioned above. ATPG for digital blocks is
achieved using a technique based on binary decisions di-
agrams and boolean difference. In [7], the authors have
developed a functional mixed-signal ATPG algorithm that
uses signal flow graphs (SFG) and reverse simulation. SFG
is used to represent graphically the equation of a circuit.
These two different methods assume that the structure of
the circuit is well known. As explained in the previous sec-
tion, maintenance test engineers may have a few, or even
no information about the circuit. Even if assuming that re-
drawing the diagram of the circuit is feasible, this implies a
high cost activity.
Some functional ATPG algorithms based on a high level
description language such as VHDL have been developed.
In [8], an extended finite state machine (EFSM) is extracted
from a behavioral description. Functional tests are gener-
ated by traversing all the transitions of the extracted EFSM.
This ensures that every statement in the behavioral descrip-
tion is exercised at least once. In [9], a control flow graph
(CFG) is built from the VHDL description. Significant con-
trol flow paths are selected. Constraints are associated to
these paths and test data are generated using constraint logic
programming (CLP). These methods target only digital cir-
cuits. They do not address the problem of mixed-signal cir-
cuits testing.
After this overview of related work, the next section
deals with our approach proposed for the modeling and the
ATPG of mixed-signal boards.
3. FSM-based board modeling and ATPG
In [10], we proposed a board modeling for maintenance
ATPG. It relies on FSM-based functional models for the
components of mixed-signal boards. Two hierarchical lev-
els of modeling are considered: Board level and block level.
Both are used for our ATPG. The modeling levels are first
presented, then the ATPG is described.









Figure 1. A board is an assembly of blocks
The board is first modeled at the board level, as a set
of interconnected functional blocks, as depicted in figure 1.
In addition to the building blocks of the board, some ex-
ternal blocks are needed to model connections between the
board primary inputs/outputs (PI/PO) and an automatic test
equipment (ATE): External sources which supply input sig-
nals (blocks S1 and S2 in figure 1) and output measurement
points (blocksm1 andm2 in figure 1).
Blocks are analog, digital or mixed-signal, and may have
several inputs and outputs. Oriented links denote data ex-
changes between components.
3.2. Blok level modeling
Each block has an associated functional model which de-
scribes its behavior and a test model which specifies how the
block can be efficiently tested. We have chosen communi-
cating finite state machines (CFSM) [11] as the modeling
formalism for the blocks. Two CFSM interact when one
CFSM produces an output that is placed in the input queue
of the other. CFSM are often used for modeling systems
involving communicating processes [11, 12]. Each block is
modeled by one or more CFSM, depending on the complex-
ity of the functionality of the block. Blocks interactions are
embedded into blocks descriptions.
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We first present CFSM, then we present the two differ-
ent models. The use of the functional and test models is
described in the model-based ATPG section.
Communicating FSM The blocks of the board are repre-
sented by a set of communicating FSM. Since communica-
tions are involved, CFSM transitions are decorated with la-
bels of the form S ! G[A℄ where S is an optional synchro-
nization condition between CFSM, G an optional boolean
guard and A an optional action. The associated seman-
tics is: ”when the synchronization condition is verified, the
boolean guard is then evaluated. If the guard is true, the
transition is crossed and the action is done”.
The synchronization condition S may be an expression
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data list from CFSM A.
The communication between two CFSM is realized with
a queue. Sendings are allowed in actions since they are not
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data may represent a scalar value (a DC signal for
example) or a more complex signal.
The functional model The functional model of each
component is made of one or more CFSM. The model may
be specified with an appropriate graphical user interface or
instantiated from a parameterized functions library. The for-
mer is used for digital components and the latter is mainly
used for common analog or mixed-signal blocks. Test vec-
tor lists are also usable. Sometimes, these are the simplest
way for specifying blackbox-like blocks functionalities. All
of this is achieved using our prototype tool described in sec-
tion 5.
These specification techniques may be mixed, accord-
ing to the nature of the board components, and to the kind
and form of available descriptions for the different blocks.
Functional specifications may also be adjusted to fit the de-
sired testing grain.
The test model To generate appropriate test vectors for
a given component, test strategies are applied to the func-
tional model [13]. This is realized mainly by extending
the functional model at input/output points (I/O) with new
CFSM implementing the test strategy. The test model for
a component results from this merging, as depicted in fig-
ure 2.
3.3. Model-based ATPG
With our method (see figure 2), testing the board con-











Figure 2. The test pattern generation process
test model. Test patterns for a block (BTP) are then gen-
erated by carrying out the transition coverage (a commonly
used fault model [14]) of its test model. We chose transi-
tion coverage rather than path coverage in order to avoid
the path explosion problem and because it provides a rea-
sonable fault coverage [11]. Nevertheless, since a path rep-
resents a behavior of the board, it may be of interest to test a
given path. We have thus included a facility for generating
test patterns that targets a specific path in the board. Tran-
sitions identify a set of constraints which are associated to
the behavior of a block. These constraints are translated and
solved using constraint logic programming (CLP), leading
to the test patterns generation.
Since the block under test is often embedded within the
board, without any test access mechanism (e.g. block b3 of
picture 1), the functional models of adjacent blocks are used
for forward propagation to PO and backward propagation
to PI. During these propagations, BTP have to satisfy the
constraints associated to the adjacent functional models in
order to compute the final test patterns. Finally, a board test
data set is the union of test patterns for all the blocks of the
board.
CLP is very relevant for test data generation [15, 16]
since test data are represented in a symbolic way, using
ranges of values. These ranges of values deal efficiently
with analog and digital data representations in a uniform
way. Ranges of vectors are computed for reaching the test
requirements. Actual values are defined at the end, making
it possible to take into account some ATE specificities.
In our previous work, we dealt only with DC signals. How-
ever, most of the time, basic signals like sine or rectangular
signals have to be used for board testing. Taking such sig-
nals into account requires to model them and to extend our
functional and test models, and this leads to more complex
models. This is illustrated on the case study presented in the
next section where an analog DC input signal is not adapted
for the testing.
4. Case study
The modeling technique, extended for dealing with ba-
sic signals has been applied to a simple case study. We first
give a functional description of the Test Case Board (TCB),
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then we present its modeling at board and block levels. The
test strategies applied are then described and finally the ex-
pected board test data are given.
4.1. Board Desription
The TCB is a mixed-signal board that has one analog
channel. The main function of the board is to check in a
cyclic way the instantaneous voltage of the input signal by
comparing it to a threshold. The result of the comparison
is a time stamped logical value written into a RAM mem-
ory. An analog high-pass filter prevents from inputing a DC
signal.
4.2. Board level modeling
S F C D
Clk
Mem MP
Figure 3. The TCB level modeling
Figure 3 shows the TCB level modeling (see section
3.1). The board is delimited by the dashed rectangle and
is made of one analog block F , one mixed-signal block
C, one digital block D and one digital block Mem. F is
a first order high-pass analog filter, C is a comparator, D
is the controller which checks cyclicly the comparator out-
put and Mem is a memory. Block S represents the ana-
log source and block MP represents a digital measurement
point. Block Clk represents a clock signal.
4.3. Blok level modeling of the TCB
As mentioned in section 3.2, each block’s functionality
is modeled by a CFSM. By convention, CFSM name is the
same as block name. Before presenting the functional mod-
els of the different blocks of the TCB, we first present the
representation of the signals involved in the board model-
ing. The modeling of the board inputs/outputs is then pre-
sented. Thereafter we present the modeling of the analog
part (filter) and the mixed-signal part (comparator), and fi-
nally we tackle the modeling of the digital part (controller
and memory).
Signals and representation We consider two types of
signals involved in the board modeling: the analog sine sig-
































) is a T-periodic delayed rectangular wave an-




































This signal is shown figure 4.
Signals are represented by a structure called sig which is
an aggregate with a number of fields called its arguments.
The number of arguments (called the arity) depends on the
type of the signal to be represented. Each argument is a
parameter of the signal. By convention, the first argument
is named type and corresponds to the type of signal.
The structure (5) represents a generic sine signal where
the type field is always set to the value sine. The other fields
correspond to the characteristics of the signal (magnitude,
frequency and phase). Hence, signal (2) is represented by
an instance of this structure as shown in (6).






Similarly, structure (7) represents a generic rectangular
wave signal where the type field is always set to the value
rw. Signal (3) is represented by an instance of this structure,
as shown in (8).






The dot operator is used to access the fields of the struc-
ture.
Board inputs/outputs In order to generate test data and
program, we also need to model the data sources and mea-
surement tools.
Figure 5 presents the functional model of the analog S
source. CFSM S sends the x data (which characterises the














Figure 4. Rectangular wave signal
S
[F !x℄
Figure 5. The functional model of the source
S
Figure 6 shows the functional model of the clock sig-
nal. CFSM Clk sends periodically (with period T
e
) a time
stamped top event to CFSM D. This behavior is achieved
by using the y reference clock and a constraint where %




== 0 : D ! top(y)
Figure 6. The functional model of the clock
signal
Concerning outputs modeling, figure 7 shows the func-
tional model of the measurement point MP . CFSM MP
just waits for the time stamped data coming from CFSM
Mem (x represents the data and z represents the dating).
Analog part The analog part of the board is modeled by
the F CFSM depicted in figure 8. This CFSM describes
the behavior of the first order high-pass filter when the in-
put stimulus is an analog sine signal. Thus, CFSM F waits
for the x data coming from CFSM S and sends a sine sig-







that express the ouput signal characteristics (attenuation,











































Figure 7. The functional model of the mea-
surement point MP
where == is the equality constraint and f

is the cutoff fre-
quency.
Input Output
S ?x! x:type == sine





Figure 8. The functional model of the analog
first order high-pass filter F
Mixed-signal part The mixed-signal part of the board is
modeled by the C CFSM.
Figure 9 presents the functional model of theC compara-
tor. This CFSM C describes the behavior of the compara-
tor when the input stimulus is an analog sine signal. Thus,
CFSM C waits for the x data coming from CFSM F . Two
different behaviors may occur when the received data x is a
sine signal : C sends the digital constant value 0 to CFSM
D if the amplitude of x is less than the threshold S. Oth-
erwise, a rectangular wave signal is sent to CFSM D, with

















































Digital part The digital part of the board is modeled by
two communicating FSM: One modeling the digital con-
troller of the board and one for the memory. We explain
first the modeling of the controller and next the modeling of
the memory.
Figure 10 shows the functional model of the D con-
troller. When a time stamped top event is received from
CFSM Clk, output data sent by the comparator C is read.
Output data and time stamp are then sent to CFSM Mem
and D waits for the next top. As we may see, CFSM D














































































Figure 9. The functional model of the com-
parator C
D
Clk ? top(z); C ?x [Mem !x; z℄
Figure 10. The functional model of the con-
troller D
The functional model of the memoryMem is depicted in
figure 11. CFSM Mem waits for a time stamped data from
CFSMD and sends the received data (the time stamped out-
put value of the C comparator) to CFSM MP .
Mem
D ?x; z ! [MP !x; z℄
Figure 11. The functional model of the mem-
oryMem
After this presentation of the functional model of the
board, the next section deals with test strategies and test
models.
4.4. Test strategies and test models
As previously mentioned, a component test model is ob-
tained by merging the block functional model and its possi-
ble associated test strategy.
For digital blocks such as the controller D and the mem-
ory Mem, no specific test strategy is often needed and the
functional model is the default test model. Indeed, the tran-
sition covering of the functional model CFSM is often suf-
ficient for testing the component. When the digital default
test model is not sufficient, we apply test strategies. An
example of such test strategy applied to the measurement
point is shown in figure 12. This test strategy assumes the
synchronization between the analog input sine signal and
the digital part.
MP





Figure 12. The test model of the measure-
ment point MP (functional model with an
added testing strategy)
Unlike digital blocks, analog and mixed-signal blocks
often need a test strategy. In the case of the comparator
and the filter, the test models result from a restriction of the
functional model parameters (choice of two values in the set
of possible magnitude (respectively frequency) values).
The test model of the comparator is depicted in figure 13
where Æ is a tolerance. The set of constraints   is the same























































































Figure 13. The test model of the comparator
C
filter. This test model define two test data (one in the band-








































































































































































































































Figure 14. The test model of the filter F
4.5. Board Testing
A test data (TD) is made of an input couple and an output
singleton. The input couple has the form (S;Clk) and the
output singleton has the form (MP ) where S is the analog
source, Clk the clock signal and MP the digital measure-
ment point (memory state).
We present next the test data set obtained respectively for
the filter, the comparator and the digital part.






























in (11) and S is the threshold of the comparator.
TD
2


































 S and z = T
e
. The value v is the value






) at time z. This signal is





solving the set of constraints (11) and (10).
TD
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 S and z = T
e
. The value v is the value






) at time z. This signal is





solving the set of constraints (12) and (10).















Out = ([0; z℄))
(17)
with z = T
e
. The tolerance Æ is the tolerance used in the
test model of the comparator.
TD
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Out = ([v; z℄))
(18)
with z = T
e







) at time z. This signal is computed





solving the set of constraints (10) and (9).
The test data set of the digital part obtained, using the
















Out = ([1; z℄))
(19)
with z = k T
e









computed by solving the set of constraints (10) and (9) with










We have partially implemented the FSM-based board
modeling and the model-based ATPG in a prototype tool
named Copernicia. This prototype provides a GUI allowing
high level description of a mixed-signal board. In addition,
the GUI includes some facilities for the choice of the test
strategy, for the description of the board-ATE connection
and for the description of the data flow. The GUI part of the
prototype is written in C++ with the ILOG Views graphic
library [17] and the ATPG part is implemented using CLP
with the solver ECLiPSe [18]. The prototype, which is
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still under development, has already been used in simple in-
dustrial case studies involving mixed-signal boards [13, 19].
We currently focus on test data generation algorithms.
6. Conclusion and future work
We have presented a method for testing mixed-signal
boards in a maintenance context. This method has been im-
proved using basic signals. We are currently focusing on
test data generation algorithms. We are also prospecting for
improved test strategies. Another objective is to extend the
models to take into account more complex boards. Further
work is required on industrial cases to validate the approach
or exhibit its limits.
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